Janel Dorame

created a new blog entry

on January 09 2024 at 09:47 AM public

Agnisys: Navigating the Future of Semiconductor Design with Specification Automation and Advanced Register Modeling

Agnisys: Navigating the Future of Semiconductor Design with Specification Automation and Advanced Register Modeling In the dynamic domain of semiconductor design and...

0 0 0 0 0 0 0 0 0 0

Like

mode_comment Comment

created a new blog entry

on January 04 2024 at 11:20 AM public

Unleashing Excellence: UVM Testbench and Register Sequences as Catalysts for Standards-Driven SoC and IP Advancements

In the dynamic arena of System-on-Chip (SoC) and Intellectual Property (IP) development, the pursuit of excellence is intricately tied to adherence to industry standards....

0 0 0 0 0 0 0 0 0 0

Like

mode_comment Comment

created a new blog entry

on December 30 2023 at 10:53 AM public

Decoding Precision: UVM Register Models and Testbenches in EDA Verification

Introduction: In the intricate realm of Electronic Design Automation (EDA), where precision is paramount, the Universal Verification Methodology (UVM) stands out as a...

0 0 0 0 0 0 0 0 0 0

Like

mode_comment Comment

created a new blog entry

on December 26 2023 at 12:19 PM public

Semiconductor Symphony: Innovating with IP-XACT, UVM Register Model, and SystemRDL Compiler

In the intricate symphony of semiconductor design, the collaborative notes played by IP-XACT, UVM Register Model, and SystemRDL Compiler resonate as the key orchestrators...

0 0 0 0 0 0 0 0 0 0

Like

mode_comment Comment

created a new blog entry

on December 22 2023 at 10:46 AM public

Precision Engineering in ASIC Design: Crafting Excellence with SystemRDL Parser, RAL, UVM Testbench, and UVM Register Model Synergy

Introduction: In the dynamic landscape of ASIC design, precision isn't just a preference—it's the compass guiding the path to engineering excellence. This comprehensive...